




FIG 2**FIG. 3****FIG. 4**




FIG. 5**FIG. 6****FIG. 7**

FIG. 8





FIG. 9


FIG. 10


FIG. 11


FIG. 12

FIG. 13

2025
↙

MEMORY ADDRESS	MAC SA INFORMATION
0x0000	00-00-0c-01-02-03
0x0001	00-00-0c-01-02-04
:	:
:	:
:	00-00-0c-01-02-05
:	00-00-0c-01-02-06
:	00-00-0c-01-02-07
(0d4096) 0x1000	00-00-0c-01-02-08


FIG. 14

FIG. 15




FIG. 16

2043

MEMORY ADDRESS	MAC DESTINATION ADDRESS (48BITS)	DESTINATION FIRST-STAGE TAG INFORMATION (32BITS)	ENTRY TYPE	OUTPUT PORT INFORMATION	FAULT TIME OUTPUT PORT INFORMATION	TAG CONTROL INFORMATION	(32BITS)
0x0000	00-00-0c-01-02-03	8100-0000	MAC→Tag	1	4	TAG INSERTION	8100-0001
0x0001	00-00-0c-01-02-04	8100-0000	MAC→Tag	1	4	TAG INSERTION	8100-0002
.
.
.
.	00-00-0c-01-02-05	8100-0000	MAC→PORT	2	3	NO TAG OPERATION	0000-0000
.	00-00-0c-01-02-06	8100-4000	MAC→PORT	3	0	NO TAG OPERATION	0000-0000
.	00-00-0c-01-02-07	8100-4000	MAC→PORT	3	0	NO TAG OPERATION	0000-0000
(0d8388706) 0x7FFFFF	00-00-0c-01-02-08	8100-4000	MAC→PORT	1	4	NO TAG OPERATION	0000-0000

FIG. 17

2041


MEMORY ADDRESS	OUTPUT PORT INFORMATION	FAULT TIME OUTPUT PORT INFORMATION
0x0000	1	4
0x0001	1	4
:	.	.
:	.	.
:	2	3
:	3	0
:	3	0
(0d4096) 0x1000	1	4

FIG. 18

2042

MEMORY ADDRESS	PLURAL OUTPUT PORT INFORMATION
0x0000	1, 2
0x0001	1, 2
:	.
:	.
:	2, 3
:	3
:	3
(0d4096) 0x1000	1, 2

FIG. 19

2044


MEMORY ADDRESS	MAC-TAG ENTRY MANAGEMENT INFORMATION	MAC-PORT ENTRY MANAGEMENT INFORMATION
0x0000	NO HIT	NO HIT
0x0001	HIT	HIT
:	⋮	⋮
:	⋮	⋮
:	ENTRY INVALID	ENTRY INVALID
:	ENTRY PROTECT	ENTRY PROTECT
:	NO HIT	NO HIT
(0d8388706) 0x7FFFFF	HIT	HIT


FIG. 20



FIG. 21

FIG 22




FIG. 24

70134



DESTINATION FIRST-STAGE TAG INFORMATION	TABLE STORAGE ADDRESS
8100-0000	0x0000, 0x01FF, 0x08EF
8100-0002	0x0300, 0x01DD
:	:
8100-1000	0x2236, 0x05EA, 0x08BB, 0x31F4
8100-2004	0x21B2
8100-4092	0x78AB, 0x9687
8100-4094	0xF67A


FIG. 25


FIG. 26

FIG. 27

MAC DA&TAG → TAG SETTING (TAG LEARNING)






FIG. 28**FIG. 29**



FIG. 30**FIG. 31**


FIG 32




FIG. 33**FIG. 34****FIG. 35**

FIG 36




FIG. 37




FIG. 38

EXAMPLE 1: C1→C2 (SAME OPERATION EVEN WHEN G3 IS A CORE. SAME OPERATION EVEN WHEN G3 IS AN EXISTING NODE.)




FIG. 39

EXAMPLE 2: C1→C2 (G3 IS AN EXISTING NODE) SAME OPERATION EVEN WHEN G4 IS A CORE




FIG. 40

EXAMPLE 3: $C1 \rightarrow C2$ (G3 IS AN EXISTING NODE) SAME OPERATION WHEN G4 IS A CORE

